3MHz, 2A Fixed-Frequency Synchronous Buck Converter

High Efficiency, Low Ripple, Adjustable Output Voltage

The NCP6354, a synchronous buck converter, which is optimized to supply the different sub systems of portable applications powered by one cell Li–ion or three cell Alkaline/NiCd/NiMH batteries. The device is able to deliver up to 2 A on an external adjustable voltage. Operation with 3 MHz switching frequency allows employing small size inductor and capacitors. Input supply voltage feedforward control is employed to deal with wide input voltage range. Synchronous rectification offers improved system efficiency. The NCP6354 is in a space saving, low profile 2.0x2.0x0.75 mm WDFN–8 package.

Features

- 2.3 V to 5.5 V Input Voltage Range
- External Adjustable Voltage
- Up to 2 A Output Current
- 3 MHz Switching Frequency
- Synchronous Rectification
- Enable Input
- Power Good Output
- Soft Start
- Over Current Protection
- Active Discharge when Disabled
- Thermal Shutdown Protection
- WDFN-8, 2x2 mm, 0.5 mm Pitch Package
- Maximum 0.8 mm Height for Super Thin Applications
- These are Pb-Free Devices


Typical Applications

- Cellular Phones, Smart Phones, and PDAs
- Portable Media Players
- Digital Still Cameras
- Wireless and DSL Modems
- USB Powered Devices
- Point of Load
- Game and Entertainment System




ON Semiconductor®

http://onsemi.com



- = Pb–Free Package
- = FD-Flee Fackage

(*Note: Microdot may be in either location)



ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 14 of this data sheet.




Figure 1. Typical Application Circuit

PIN DESCRIPTION

Pin	Name	Туре	Description
1	PGND	Power Ground	Power Ground for power, analog blocks. Must be connected to the system ground.
2	SW	Power Output	Switch Power pin connects power transistors to one end of the inductor.
3	AGND	Analog Ground	Analog Ground analog and digital blocks. Must be connected to the system ground.
4	FB	Analog Input	Feedback Voltage from the buck converter output. This is the input to the error amplifier. This pin is connected to the resistor divider network between the output and AGND.
5	EN	Digital Input	Enable of the IC. High level at this pin enables the device. Low level at this pin disables the device.
6	PG	Digital Output	PG pin is for NCP6354 with Power Good option. It is open drain output. Low level at this pin indicates the device is not in power good, while high impedance at this pin indicates the device is in power good.
7	AVIN	Analog Input	Analog Supply. This pin is the analog and the digital supply of the device. An optional 1 μ F or larger ceramic capacitor bypasses this input to the ground. This capacitor should be placed as close as possible to this input.
8	PVIN	Power Input	Power Supply Input. This pin is the power supply of the device. A 10 μF or larger ceramic capacitor must bypass this input to the ground. This capacitor should be placed as close a possible to this input.
9	PAD	Exposed Pad	Exposed Pad. Must be soldered to system ground to achieve power dissipation performances. This pin is internally unconnected




Figure 2. Functional Block Diagram.

MAXIMUM RATINGS

		Va	lue	
Rating	Symbol	Min	Max	Unit
Input Supply Voltage to GND	V _{PVIN} , V _{AVIN}	-0.3	7.0	V
Switch Node to GND	V _{SW}	-0.3	7.0	V
EN, PG to GND	V _{EN} , V _{PG}	-0.3	7.0	V
FB to GND	V _{FB}	-0.3	2.5	V
Human Body Model (HBM) ESD Rating are (Note 1)	ESD HBM		2000	V
Machine Model (MM) ESD Rating (Note 1)	ESD MM		200	V
Latchup Current (Note 2)	I _{LU}	-100	100	mA
Operating Junction Temperature Range (Note 3)	TJ	-40	125	°C
Operating Ambient Temperature Range	T _A	-40	85	°C
Storage Temperature Range	T _{STG}	-55	150	°C
Thermal Resistance Junction-to-Top Case (Note 4)	R _{θJC}	1	12	°C/W
Thermal Resistance Junction-to-Board (Note 4)	R _{θJB}	30		°C/W
Thermal Resistance Junction-to-Ambient (Note 4)	R _{θJA}	62		°C/W
Power Dissipation (Note 5)	PD	1.6		W
Moisture Sensitivity Level (Note 6)	MSL		1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22-A114. Machine Model (MM) ±200 V per JEDEC standard: JESD22-A115.

2. Latchup Current per JEDEC standard: JESD78 Class II.

 The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.
 The thermal resistance values are dependent of the PCB heat dissipation. Board used to drive these data was an 80 x 50mm NCP6334EVB board. It is a multilayer board with 1-once internal power and ground planes and 2-once copper traces on top and bottom of the board. If the copper trances of top and bottom are 1-once too, R_{0JC} = 11°C/W, R_{0JB} = 30°C/W, and R_{0JA} = 72°C/W.
The maximum power dissipation (PD) is dependent on input voltage, maximum output current and external components selected.

6. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

ELECTRICAL CHARACTERISTICS

(V_{IN} = 3.6 V, V_{OUT} = 1.8 V, L = 1 μ H, C = 10 μ F, typical values are referenced to T_J = 25°C, Min and Max values are referenced to T_J up to 125°C. unless other noted.)

Characteristics	Test Conditions	Symbol	Min	Тур	Max	Unit
SUPPLY VOLTAGE						
Input Voltage V _{IN} Range	(Note 9)	V _{IN}	2.3	-	5.5	V
SUPPLY CURRENT						
VIN Quiescent Supply Current	EN high, no load	Ι _Q	-	5	-	mA
V _{IN} Shutdown Current	EN low	I _{SD}	-	-	1	μA
OUTPUT VOLTAGE	-			1		
Output Voltage Range	(Note 7)	V _{OUT}	0.6	-	VIN	V
FB Voltage		V _{FB}	594	600	606	mV
FB Voltage in Load Regulation	$V_{IN} = 3.6$ V, I_{OUT} from 200 mA to I_{OUTMAX} , (Note 7)		-	-0.5	-	%/A
FB Voltage in Line Regulation	I _{OUT} = 200 mA, V _{IN} from MAX(V _{NOM} + 0.5 V, 2.3 V) to 5.5 V (Note 7)		-	0	-	%/V
Maximum Duty Cycle	(Note 7)	D _{MAX}	-	100	-	%
OUTPUT CURRENT						
Output Current Capability	(Note 7)	IOUTMAX	2.0	_	-	Α
Output Peak Current Limit		I _{LIM}	2.3	2.8	3.3	Α
VOLTAGE MONITOR						
V _{IN} UVLO Falling Threshold		V _{INUV-}	-	-	2.3	V
V _{IN} UVLO Hysteresis		V _{INHYS}	60	-	200	mV
Power Good Low Threshold	V _{OUT} falls down to cross the threshold (percentage of FB voltage)	V _{PGL}	87	90	92	%
Power Good Hysteresis	V _{OUT} rises up to cross the threshold (percentage of Power Good Low Threshold (V _{PGL}) voltage)	V _{PGHYS}	0	3	5	%
Power Good High Delay in Start Up	From EN rising edge to PG going high.	Td _{PGH1}	-	1.15	-	ms
Power Good Low Delay in Shut Down	From EN falling edge to PG going low. (Note 7)	Td _{PGL1}	-	8	-	μs
Power Good High Delay in Regulation	From V _{FB} going higher than 95% nominal level to PG going high. Not for the first time in start up. (Note 7)	Td _{PGH}	-	5	-	μs
Power Good Low Delay in Regulation	From V _{FB} going lower than 90% nominal level to PG going low. (Note 7)	Td_{PGL}	-	8	-	μs
Power Good Pin Low Voltage	Voltage at PG pin with 5mA sink current	VPG_L	-	_	0.3	V
Power Good Pin Leakage Current	3.6 V at PG pin when power good valid	PG_LK	-	-	100	nA
INTEGRATED MOSFETs						
High-Side MOSFET ON Resistance	V _{IN} = 3.6 V (Note 8) V _{IN} = 5 V (Note 8)	R _{ON_H}	-	140 130	200 -	mΩ
Low-Side MOSFET ON Resistance	V _{IN} = 3.6 V (Note 8) V _{IN} = 5 V (Note 8)	R _{ON_L}	-	110 100	140 -	mΩ
SWITCHING FREQUENCY	•				1	
Operation Frequency		FSW	2.7	3.0	3.3	MHz

7. Guaranteed by design, not tested in production.


8. Maximum value applies for $T_J = 85^{\circ}$ C. 9. Operation above 5.5 V input voltage for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS


(V_{IN} = 3.6 V, V_{OUT} = 1.8 V, L = 1 μ H, C = 10 μ F, typical values are referenced to T_J = 25°C, Min and Max values are referenced to T_J up to 125°C. unless other noted.)


Characteristics	Test Conditions	Symbol	Min	Тур	Max	Unit
SOFT START						
Soft-Start Time	Time from EN to 90% of output voltage target	TSS	-	0.4	1	ms
CONTROL LOGIC	·					
EN Input High Voltage		VEN_H	1.1	-	-	V
EN Input Low Voltage		VEN_L	-	-	0.4	V
EN Input Hysteresis		VEN_HYS	-	270	-	mV
Enable Input Bias Current		IEN_BIAS		0.1	1	μA
OUTPUT ACTIVE DISCHARGE						
Internal Output Discharge Resistance	from SW to PGND	R_DIS	75	500	700	Ω
THERMAL SHUTDOWN						
Thermal Shutdown Threshold		TSD	-	150	-	°C
Thermal Shutdown Hysteresis		TSD_HYS	_	25	-	°C


TYPICAL OPERATING CHARACTERESTICS




TYPICAL OPERATING CHARACTERESTICS









TYPICAL OPERATING CHARACTERESTICS










Figure 17. Power Down Sequence and Active Output Discharge (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, I_{OUT} = 0 A, L = 1.0 μ H, C_{OUT} = 10 μ F)

DETAILED DESCRIPTION

General

The NCP6354, a synchronous buck converter, which is optimized to supply the different sub systems of portable applications powered by one cell Li–ion or three cell Alkaline/NiCd/NiMH batteries. The device is able to deliver up to 2 A on an external adjustable voltage. Operation with 3 MHz switching frequency allows employing small size inductor and capacitors. Input supply voltage feedforward control is employed to deal with wide input voltage range. Synchronous rectification offers improved system efficiency.

PWM Operation

The inductor current is continuous and the device operates in fixed switching frequency, which has a typical value of 3 MHz. The output voltage is regulated by on-time pulse width modulation of the internal P-MOSFET. The internal N-MOSFET operates as synchronous rectifier and its turn-on signal is complimentary to that of the P-MOSFET.

Undervoltage Lockout

The input voltage V_{IN} must reach or exceed 2.4 V (typical) before the NCP6354 enables the converter output to begin the start up sequence. The UVLO threshold hysteresis is typically 100 mV.

Enable

The NCP6354 has an enable logic input pin EN. A high level (above 1.1 V) on this pin enables the device to active mode. A low level (below 0.4 V) on this pin disables the

device and makes the device in shutdown mode. There is an internal filter with 5 μ s time constant. The EN pin is pulled down by an internal 10 nA sink current source. In most of applications, the EN signal can be programmed independently to VIN power sequence.

Power Good Output

For NCP6354 with power good output, the device monitors the output voltage and provides a power good output signal at the PG pin. This pin is an open-drain output pin. To indicate the output of the converter is established, a power good signal is available. The power good signal is low when EN is high but the output voltage has not been established. Once the output voltage of the converter drops out below 90% of its regulation during operation, the power good signal is pulled low and indicates a power failure. A 5% hysteresis is required on power good comparator before signal going high again.

Soft Start

A soft start limits inrush current when the converter is enabled. After a minimum 300 μ s delay time following the enable signal, the output voltage starts to ramp up in 100 μ s (for external adjustable voltage devices) or with a typical 10 V/ms slew rate (for fixed voltage devices).

Active Output Discharge

An output discharge operation is active in when EN is low. A discharge resistor (500 Ω typical) is enabled in this condition to discharge the output capacitor through SW pin.




Figure 18. Power Good and Active Discharge Timing Diagram

Cycle-by-Cycle Current Limitation

The NCP6354 protects the device from over current with a fixed cycle-by-cycle current limitation. The typical peak current limit ILMT is 2.8 A. If inductor current exceeds the current limit threshold, the P-MOSFET will be turned off cycle-by-cycle. The maximum output current can be calculated by

Thermal Shutdown

$$I_{MAX} = I_{LMT} - \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{2 \cdot V_{IN} \cdot f_{SW} \cdot L} \qquad (eq. 1)$$

where V_{IN} is input supply voltage, V_{OUT} is output voltage, L is inductance of the filter inductor, and f_{SW} is 3 MHz normal switching frequency.

APPLICATION INFORMATION

Output Filter Design Considerations

The output filter introduces a double pole in the system at a frequency of

$$f_{\rm LC} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C}} \qquad (eq. 2)$$

The internal compensation network design of the NCP6354 is optimized for the typical output filter comprised of a 1.0 μ H inductor and a 10 μ F ceramic output capacitor, which has a double pole frequency at about 50 kHz. Other possible output filter combinations may have a double pole around 50 kHz to have optimum operation with the typical feedback network. Normal selection range of the inductor is from 0.47 μ H to 4.7 μ H, and normal selection range of the output capacitor is from 4.7 μ F to 47 μ F.

Inductor Selection

The inductance of the inductor is determined by given peak-to-peak ripple current $I_{L\ PP}$ of approximately 20% to

50% of the maximum output current $I_{OUT}MAX$ for a trade-off between transient response and output ripple. The inductance corresponding to the given current ripple is

The NCP6354 has a thermal shutdown protection to protect the device from overheating when the die temperature exceeds 150°C. Once the thermal protection is

triggered, the fault state can be ended by re-applying VIN

and/or EN when the temperature drops down below 125°C.

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot I_{L_{PP}}}$$
(eq. 3)

The selected inductor must have high enough saturation current rating to be higher than the maximum peak current that is

$$I_{L_MAX} = I_{OUT_MAX} + \frac{I_{L_PP}}{2}$$
 (eq. 4)

The inductor also needs to have high enough current rating based on temperature rise concern. Low DCR is good for efficiency improvement and temperature rise reduction. Table 1 shows some recommended inductors for high power applications and Table 2 shows some recommended inductors for low power applications.

Manufacturer	Part Number	Case Size (mm)	L (µH)	Rated Current (mA) (Inductance Drop)	Structure
MURATA	LQH44PN2R2MP0	4.0 x 4.0 x 1.8	2.2	2500 (-30%)	Wire Wound
MURATA	LQH44PN1R0NP0	4.0 x 4.0 x 1.8	1.0	2950 (-30%)	Wire Wound
MURATA	LQH32PNR47NNP0	3.0 x 2.5 x 1.7	0.47	3400 (-30%)	Wire Wound

Table 1. LIST OF RECOMMENDED INDUCTORS FOR HIGH POWER APPLICATIONS

Table 2. LIST OF RECOMMENDED INDUCTORS FOR LOW POWER APPLICATIONS

Manufacturer	Part Number	Case Size (mm)	L (μΗ)	Rated Current (mA) (Inductance Drop)	Structure
MURATA	LQH44PN2R2MJ0	4.0 x 4.0 x 1.1	2.2	1320 (–30%)	Wire Wound
MURATA	LQH44PN1R0NJ0	4.0 x 4.0 x 1.1	1.0	2000 (-30%)	Wire Wound
TDK	VLS201612ET-2R2	2.0 x 1.6 x 1.2	2.2	1150 (–30%)	Wire Wound
TDK	VLS201612ET-1R0	2.0 x 1.6 x 1.2	1.0	1650 (-30%)	Wire Wound

Output Capacitor Selection

The output capacitor selection is determined by output voltage ripple and load transient response requirement. For a given peak-to-peak ripple current I_{L_PP} in the inductor of the output filter, the output voltage ripple across the output capacitor is the sum of three components as below.

 $V_{OUT_{PP}} = V_{OUT_{PP(C)}} + V_{OUT_{PP(ESR)}} + V_{OUT_{PP(ESL)}}$ (eq. 5)

where $V_{OUT_PP(C)}$ is a ripple component by an equivalent total capacitance of the output capacitors, $V_{OUT_PP(ESR)}$ is a ripple component by an equivalent ESR of the output capacitors, and $V_{OUT_PP(ESL)}$ is a ripple component by an equivalent ESL of the output capacitors. In PWM operation mode, the three ripple components can be obtained by

$$V_{OUT_PP(C)} = \frac{I_{L_PP}}{8 \cdot C \cdot f_{SW}}$$
(eq. 6)

$$V_{OUT_PP(ESR)} = I_{L_PP} \cdot ESR$$
 (eq. 7)

$$V_{OUT_PP(ESL)} = \frac{ESL}{ESL + L} \cdot V_{IN}$$
 (eq. 8)

and the peak-to-peak ripple current is

$$I_{L_PP} = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot L}$$
(eq. 9)

In applications with all ceramic output capacitors, the main ripple component of the output ripple is $V_{OUT_PP(C)}$. So that the minimum output capacitance can be calculated regarding to a given output ripple requirement V_{OUT_PP} in PWM operation mode.

$$C_{MIN} = \frac{I_{L_PP}}{8 \cdot V_{OUT PP} \cdot f_{SW}}$$
(eq. 10)

Input Capacitor Selection

One of the input capacitor selection guides is the input voltage ripple requirement. To minimize the input voltage

ripple and get better decoupling in the input power supply rail, ceramic capacitor is recommended due to low ESR and ESL. The minimum input capacitance regarding to the input ripple voltage $V_{IN PP}$ is

$$C_{IN_MIN} = \frac{I_{OUT_MAX} \cdot (D - D^2)}{V_{IN_PP} \cdot f_{SW}}$$
(eq. 11)

where

$$D = \frac{V_{OUT}}{V_{IN}}$$
 (eq. 12)

In addition, the input capacitor needs to be able to absorb the input current, which has a RMS value of

$$I_{\text{IN}_{\text{RMS}}} = I_{\text{OUT}_{\text{MAX}}} \cdot \sqrt{D - D^2} \qquad (\text{eq. 13})$$

The input capacitor also needs to be sufficient to protect the device from over voltage spike, and normally at least a $4.7 \,\mu\text{F}$ capacitor is required. The input capacitor should be located as close as possible to the IC on PCB.

Manufacturer	Part Number	Case Size	Height Max (mm)	C (μF)	Rated Voltage (V)	Structure
MURATA	GRM21BR60J226ME39, X5R	0805	1.4	22	6.3	MLCC
TDK	C2012X5R0J226M, X5R	0805	1.25	22	6.3	MLCC
MURATA	GRM21BR61A106KE19, X5R	0805	1.35	10	10	MLCC
TDK	C2012X5R1A106M, X5R	0805	1.25	10	10	MLCC
MURATA	GRM188R60J106ME47, X5R	0603	0.9	10	6.3	MLCC
TDK	C1608X5R0J106M, X5R	0603	0.8	10	6.3	MLCC
MURATA	GRM188R60J475KE19, X5R	0603	0.87	4.7	6.3	MLCC

Table 3. LIST OF RECOMMENDED INPUT CAPACITORS AND OUTPUT CAPACITORS

Design of Feedback Network

For NCP6354 devices with an external adjustable output voltage, the output voltage is programmed by an external resistor divider connected from V_{OUT} to FB and then to AGND, as shown in the typical application schematic Figure 1a. The programmed output voltage is

$$V_{OUT} = V_{FB} \cdot \left(1 + \frac{R_1}{R_2}\right) \qquad (\text{eq. 14})$$

where V_{FB} is equal to the internal reference voltage 0.6 V, R₁ is the resistance from V_{OUT} to FB, which has a normal value range from 50 k Ω to 1 M Ω and a typical value of 220 k Ω for applications with the typical output filter. R2 is the resistance from FB to AGND, which is used to program the output voltage according to Equation 14 once the value of R₁ has been selected. An capacitor C_{fb} needs to be employed between the V_{OUT} and FB in order to provide feedforward function to achieve optimum transient response. Normal value range of C_{fb} is from 0 to 100pF, and a typical value is 15 pF for applications with the typical output filter and R1 = 220 k Ω .

Table 4 provides reference values of R_1 and C_{fb} in case of different output filter combinations. The final design may need to be fine tuned regarding to application specifications.

Table 4. REFERENCE VALUES OF FEEDBACK NETWORKS (R1 AND Cfb) FOR OUTPUT FILTER CONBINATIONS (L
AND C)

R ₁ (kΩ)		L (μH)						
C _{fb} (pF)		0.47	0.68	1	2.2	3.3	4.7	
	4 7	220	220	220	220	330	330	
	4.7	3	5	8	15	15	22	
	10 22	220	220	220	220	330	330	
		8	10	15	27	27	39	
C (μF)		220	220	220	220	330	330	
		15	22	27	39	47	56	
	47	220	220	220	220	330	330	
	47	33	39	47	68	68	82	

LAYOUT CONSIDERATIONS

Electrical Layout Considerations

Good electrical layout is a key to make sure proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- Use wide and short traces for power paths (such as PVIN, VOUT, SW, and PGND) to reduce parasitic inductance and high-frequency loop area. It is also good for efficiency improvement.
- The device should be well decoupled by input capacitor and input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission.
- SW node should be a large copper pour, but compact because it is also a noise source.
- It would be good to have separated ground planes for PGND and AGND and connect the two planes at one point. Directly connect AGND pin to the exposed pad and then connect to AGND ground plane through vias. Try best to avoid overlap of input ground loop and output ground loop to prevent noise impact on output regulation.
- Arrange a "quiet" path for output voltage sense and feedback network, and make it surrounded by a ground plane.

Thermal Layout Considerations

Good thermal layout helps high power dissipation from a small package with reduced temperature rise. Thermal layout guidelines are:

- The exposed pad must be well soldered on the board.
- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- More free vias are welcome to be around IC and/or underneath the exposed pad to connect the inner ground layers to reduce thermal impedance.
- Use large area copper especially in top layer to help thermal conduction and radiation.
- Do not put the inductor to be too close to the IC, thus the heat sources are distributed.





Figure 19. Recommended PCB Layout for Application Boards

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NCP6354BMTAATBG	A2	WDFN8 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative